The present invention features a method for performing an end-to-end data path integrity check in a computer or computer-like system such as a storage router. A predetermined data test pattern is stored in a memory and then transmitted across a data path by a data initiator to a data receiver. The received data test pattern is then retransmitted to the data initiator where it is compared to the original data. Any discrepancies cause an error condition to be declared. The data path may be disabled until the defective component in the data path is isolated and fixed. The method is hardware independent so it may be easily used in an open systems environment where hardware components may be provided by different vendors.

 
Web www.patentalert.com

< Method and apparatus for power management of graphics processors and subsystems that allow the subsystems to respond to accesses when subsystems are idle

< Terminal device and real-time clock control method therefor enabling preservation of clock/calendar information and high information readout speed

> ECC circuit-containing semiconductor memory device and method of testing the same

> CRC calculation system and method for a packet arriving on an n-byte wide bus

~ 00204