The present invention provides a method, apparatus, and system for controlling memory accesses to multiple memory zones in an isolated execution environment. A processor having a normal execution mode and an isolated execution mode generates an access transaction. The access transaction is configured using a configuration storage that stores configuration settings. The configuration settings include a plurality of subsystem memory range settings defining memory zones. The access transaction also includes access information. A multi-memory zone access checking circuit, coupled to the configuration storage, checks the access transaction using at least one of the configuration settings and the access information. The multi-memory zone access checking circuit generates an access grant signal if the access transaction is valid.

 
Web www.patentalert.com

< Method and apparatus used for data communication between processors, and data processing apparatus

< Integrated circuit memory devices having asynchronous flow-through capability

> Access control apparatus and method for controlling access to storage medium

> Method for memory addressing in micro controller and device using the same

~ 00202