Digital-data receiver synchronization is provided with composite phase-frequency
detectors, mutually cross-connected comparison feedback or both to provide robust
reception of digital data signals. A single master clock can be used to provide
frequency signals. Advantages can include fast lock-up time in moderately to severely
noisy conditions, greater tolerance to noise and jitter when locked, and improved
tolerance to clock asymmetries.
