A refresh circuit is used for refreshing or masking from refresh non-contiguous
subarrays in an integrated circuit memory array. At the initiation of each masked
refresh cycle the address inputs, which normally are ignored, are evaluated to
indicate which subarrays should be refreshed and which should be not refreshed.
Power is saved due to the flexibility in determining which subarrays are refreshed
at each new refresh cycle.
