Memory control translators

   
   

According to one aspect of the invention, a method is provided in which one or more write commands and their corresponding write data are received from a first device. The corresponding write data may be delayed by the first device by a first delay period. The one or more write commands and their corresponding write data are stored in a set of buffers. In response to another write command being received from the first device, a buffered write command and its corresponding write data are sent to a second device for execution, without waiting for the write data corresponding to said another write command to be sent from the first device.

 
Web www.patentalert.com

< Method for protecting data of a computer system

< Communications architecture for a high throughput storage processor providing user data priority on shared channels

> System and method for industrial controller with an I/O processor using cache memory to optimize exchange of shared data

> Cache memory system allowing concurrent reads and writes to cache lines to increase snoop bandwith

~ 00184