Multi-tiered memory bank having different data buffer sizes with a programmable bank select
An apparatus having a core processor and a plurality of cache memory banks is
disclosed. The cache memory banks are connected to the core processor in such a
way as to provide substantially simultaneous data accesses for said core processor.
