Method and apparatus for a self-aligned heterojunction bipolar transistor using dielectric assisted metal liftoff process

   
   

Disclosed is a manufacturing method to fabricate Heterojunction Bipolar Transistors (HBTs) that enables self-alignment of emitter and base metal contact layers with precise sub-micron spacing using a dielectric-assisted metal lift-off process. Such an HBT process relies on the formation of an "H-shaped" dielectric (i.e., Si3N4/SiO2) mask conformally deposited on top of the emitter contact metallization that is used to remove excess base metal through lift-off by a wet chemical HF-based etch. This HBT process also uses a thin selective etch-stop layer buried within the emitter layer to prevent wet chemical over-etching to the base and improves HBT reliability by forming a non-conducting, depleted ledge above the extrinsic base layer. The geometry of the self-aligned emitter and base metal contacts in the HBT insures conformal coverage of dielectric encapsulation films, preferably Si3N4 and/or SiO2, for reliable HBT emitter p-n junction passivation. Thus, the disclosed HBT process enables scaling of narrow emitter stripe widths down to sub-micron dimensions producing transistors with cut-off frequencies in the range of several hundred GigaHertz.

 
Web www.patentalert.com

< SRAM system having very lightly doped SRAM load transistors for improving SRAM cell stability and method for making the same

< Process for producing microelectromechanical components and a housed microelectromechanical component

> Semiconductor device using shallow trench isolation and method of fabricating the same

> Microelectronic device fabricating method, method of forming a pair of conductive device components of different base widths from a common deposited conductive layer, and integrated circuitry

~ 00182