A method for reducing a transistor circuit netlist for clock network timing verification
is provided. Further, a simulation tool that reduces a transistor circuit netlist
such that nonlinear circuit properties are preserved is provided. Further, a computer
system that improves clock network performance by simulating a netlist that is
generated from a reduced transistor circuit netlist is provided.
