Apparatus for reducing electrical shorts from the bit line to the cell plate page

Apparatus for reducing electrical shorts from the bit line to the cell plate

A stress buffer and dopant barrier in the form of a TetraEthylOrthoSilicate (TEOS) film is deposited after the capacitor cell plate has been etched and cleaned to thereby eliminate electrical shorts from the bit line to the cell plate.

Web www.patentalert.com

< MIM capacitor having flat diffusion prevention films

< Scaled EEPROM cell by metal-insulator-metal (MIM) coupling

> Vertical compound semiconductor field effect transistor structure

> Semiconductor integrated circuit device, process for fabricating the same, and apparatus for fabricating the same

~ 00181