Described is a memory system in which the memory core organization changes
with device width. The number of physical memory banks accessed reduces with device
width, resulting in reduced power usage for relatively narrow memory configurations.
Increasing the number of logic memory banks for narrow memory widths reduces the
likelihood of bank conflicts, and consequently improves speed performance.
