Method and circuit arrangement for clock recovery

   
   

Clock recovery from transmitted data signals is carried out entirely digitally, and in a manner that is essentially insensitive to dynamic changes in the phase of the data signal. To this end, at least four phase-shifted sample signals are produced from a predetermined time signal. At least two of these phase-shifted sample signals are selected as a function of the respective phase angles with respect to the data signal, and in each case are supplied separately to a device for time sampling of the data signal with the selected sample signal. One of the devices in each case is connected to an output device for the data signal as a function of the respective phase separations between the data signal and the selected phase-shifted sample signals.

 
Web www.patentalert.com

< Power amplifier sharing in a wireless communication system with amplifier pre-distortion

< Method and apparatus for predicting transient response of a closed loop apparatus

> Polarization mode dispersion compensator for optical fiber communication systems

> Methods and apparatus for ensuring quality of service in an operating system

~ 00164