EEPROM memory including an error correction system

   
   

An electrically erasable and programmable memory includes a memory array having memory cells connected to word lines and bit lines. The bit lines are arranged in columns. The memory also includes read circuits connected to the bit lines and programming latches connecting the bit lines to a programming line. The memory includes a device to break the conductive paths connecting the memory cells of a column to the read circuits when data has been loaded into the latches of the column, without breaking the conductive paths that connect the latches of the column to the read circuits.

 
Web www.patentalert.com

< SYSTEM FOR SYNCHRONIZED POWER SUPPLY CONTROL OVER A PLURALITY OF ELECTRONIC DEVICES BY DETERMINING WHETHER ANY ONE OF THE ELECTRONIC DEVICES CONFORMS TO A PREDETERMINED CONDITION AND SYNCHRONOUSLY SWITCHING ON OR OFF EACH DEVICE THAT SATISFIES THE PREDETERMINED CONDITION

< System and method for executing tests on an integrated circuit design

> Destructive read architecture for dynamic random access memories

> Storage and reproduction apparatus utilizing interrupted operation

~ 00161