Address buffer and semiconductor memory device using the same

   
   

The present invention discloses an address buffer and a semiconductor memory device having the address buffer. The address buffer comprises a first buffer for latching a signal in response to a first control signal in a normal operation mode in the semiconductor memory device and generating a buffered signal by buffering the latched signal in response to a second control signal, and a second buffer for maintaining a mode-setting signal in a reset status in the normal operation mode and for outputting the mode-setting signal by using the latched signal in response to the first control signal and a mode-setting command in a mode-setting operation mode. Accordingly, the mode-setting signal is generated only in the mode-setting operation mode, thereby reducing undesirable current consumption.

 
Web www.patentalert.com

< Method and apparatus for measuring CPU task occupancy rate in a real-time system

< System and method for secure provisioning of a mobile station from a provisioning server using IWF-based IP address translation

> Device for opening and closing lid of optical disk player

> Simplified method for extracting model parameter sets and method for statistically simulating integrated circuit using the same

~ 00133