A pixel-data processing circuit delivers a fixed number of pixels to a video processing stage using an irregular sampling pattern that is defined by a variably-definable sampling window. In one example embodiment directed to processing an input stream of pixels corresponding to an array of video pixels, the window size is selected from one of various options for sampling subsets of the array as a two-dimensional window that spans the pixels in the array. A sampling-window is used such that the window size is a multiple of the sampling-window size and the sampling-window size defines the fixed number of pixels. The processing includes concurrently moving pixel data from the input stream into a first set of line buffers with the pixels stored in the first set of line buffers including pixels for the established window size, prefetching the stored pixels from the first set of line buffers into a second set of line buffers, the second set of line buffers being sufficiently long to store at least the pixels corresponding to the established sampling-window size, and fetching the fixed number of pixels from the second set of line buffers. In various applications, in addition to flexibility, the present invention realizes enhanced throughput.

 
Web www.patentalert.com

< Automatic signal error display and user guided signal recovery in a digital television signal receiver

< Audio/video separator

> Autostereoscopic display with fresnel lens element and double sided prism film adjacent a backlight having a light transmission surface with left and right eye light sources at opposing ends modulated at a rate of at least 90 hz

> System and method for dynamically establishing PLL speed based on receive buffer data accumulation for streaming video

~ 00621