A computing machine and system to provide multiple independent simultaneous memory requests is disclosed. The computing machine includes a memory. A plurality of heterogeneous computational nodes embodied in an integrated circuit are configured to make requests for memory accesses to the memory. A memory controller allows multiple independent simultaneous requests for memory accesses by the heterogeneous computational nodes to the memory.

 
Web www.patentalert.com

< Cache consistency in a multiprocessor system with shared memory

< Information processing unit, computer control method, and information storage medium

> Memory sharing method for sharing SRAM in an SOC device

> Methods, systems, and media for managing dynamic storage

~ 00617