Method and apparatus for communication between hardware blocks configured in a programmable logic device (PLD) and a computation device external to the PLD is described. A bus controller is provided for receiving words from the computation device. Each of the words includes an address component and a data component. A first-in-first-out buffer (FIFO) is configured for communication with the bus controller to store the words. A processing engine is provided having a memory space associated with the hardware blocks and being configured to receive a word at a top of the FIFO. An address decoder is provided for decoding the address component of the word at the top of the FIFO to obtain an address of a memory location in the memory space. A strobe generator is provided for coupling a strobe signal to the processing engine. The strobe signal is configured to store the word in the memory location.

 
Web www.patentalert.com

< Digital content buffer for adaptive streaming

< Die-to-die interconnect interface and protocol for stacked semiconductor dies

> Updating an invalid coherency state in response to snooping an operation

> Decoupling of write address from its associated write data in a store to a shared memory in a multiprocessor system

~ 00617