In a computer system having a plurality of processors connected to a shared memory, a system and method of decoupling an address from write data in a store to the shared memory. A write request address is generated for a memory write, wherein the write request address points to a memory location in shared memory. A write request is issued to the shared memory, wherein the write request includes the write request address. The write request address is noted in the shared memory and addresses in subsequent load and store requests are compared in share memory to the write request address. The write data is transferred to the shared memory and matched, within the shared memory, to the write request address. The write data is then stored into the shared memory as a function of the write request address.

 
Web www.patentalert.com

< Method and apparatus for communication between a processor and hardware blocks in a programmable logic device

< Updating an invalid coherency state in response to snooping an operation

> Ditto blocks

> Dynamically modifying parameters for servicing of storage devices

~ 00617