A system and method to optimize a circuit layout, and more particularly, to a system and method of post layout data preparation to optimize a circuit layout and reduce random and systematic wire and via opens and shorts. The method includes stripping existing vias in a design layout and determining design parameters of the design layout including wiring placement and dimensions. The method further includes optimizing via layout by placing vias away from edges of the wiring and adjacent vias. The invention is also directed to a design structure on which a circuit resides.

 
Web www.patentalert.com

< User interface for a display screen

< Method, system and program product for validating a runtime environment

> Conjunctive BDD building and variable quantification using case-splitting

> Partial good schema for integrated circuits having parallel execution units

~ 00616