A delay line appropriate for use in a POR circuit or other integrated circuit in a space environment combines three separate circuit techniques to improve performance without unnecessarily increasing circuit area or adding to manufacturing costs when compared to a simple inverter delay line. The delay line of the present invention uses the selective placement of capacitors throughout the delay line, one-sided current starving, and the incorporation of one-sided Schmitt trigger circuits. Performance of the delay line is substantially immune to SEGR events ("Single Event Gate Rupture") and SET events ("Single Event Transients"). Spurious signals produced by SEGR and SET events are quickly and substantially attenuated.

 
Web www.patentalert.com

< Method of manufacturing sensor with photodiode and charge transfer transistor

< Autodetect feature for a spacewire application

> Image forming apparatus that detects concentration of liquid toner using light reflected through liquid toner

> Tape printing apparatus, data processing method for tape printing apparatus, printing system, data processing method for printing system, computer program and storage medium

~ 00615