A method is provided that includes: determining a minimum clock cycle that can be used to propagate a signal about the critical cycle in a circuit design; wherein the critical cycle is a cycle in the design that has a highest proportionality of delay to number of registers; determining for a circuit element in the circuit design, sequential slack associated with the circuit element; wherein the sequential slack represents a minimum delay from among respective maximum delays that can be added to respective structural cycles of which the circuit element is a constituent, based upon the determined limit upon clock cycle duration; using the sequential slack to ascertain sequential optimization based design flexibility throughout multiple stages of a design flow.

 
Web www.patentalert.com

< Method and apparatus for replicating a panoplex onto a storage medium from a master

< Verification of highly optimized synchronous pipelines via random simulation driven by critical resource scheduling system and program product

> Model curation for integrated circuit designs

> Method and system for instantiating components conforming to the "COM" specification in custom contexts

~ 00615