A power sequencing method may use a state machine in a programmable sequencer to program relative timing of signals to activate different power rails attached to an integrated circuit. Input lines may specify the sequencing program. Alternatively, the programmable sequencer may use an EEPROM or other computer-readable medium to program itself with a particular image of the sequencing program. The programmable sequencer may be implemented by a Field Programmable Gate Array (FPGA).

 
Web www.patentalert.com

< Method of using a flash memory for a circular buffer

< Congestion control in connection-oriented packet-switching networks

> System and method of fast adaptive TCAM sorting for IP longest prefix matching

> Methods and devices for providing fast and robust overload control

~ 00612