A processor architecture provides for at least two simultaneous execution contexts, hardware resources having at least one execution unit, an instruction scheduler, an interrupt controller, and memory management means, and a given privileged context from among the simultaneous execution contexts that, in a privileged mode of an operating system, commands the other processor contexts by reading from and writing to registers of other contexts.

 
Web www.patentalert.com

< Method for scanning protected components of electronic messages

< Method and system for enabling users of a group shared across multiple file security systems to access secured files

> Liquid crystal display device

> Enabling clean file cache persistence using dual-boot detection

~ 00612