Disclosed is a pseudo static random access memory (PSRAM) and a method for operating the same. The PSRAM includes a multi-bit control register and a multiplexer circuit operatively coupled to the multi-bit control register. The multi-bit control register has a first set of bits reserved for a page control mode of the PSRAM and a second set of bits reserved for a bus control mode of the PSRAM. The multiplexer circuit activates one of the page control mode and the bus control mode of the PSRAM based on a logic level of an address bit inputted to the multiplexer circuit.

 
Web www.patentalert.com

< Method and apparatus for configurable printed circuit board circuit layout pattern

< Coaxial communication active tap device and distribution system

> Method and apparatus providing programmable network intelligence

> Relationship analysis system and method for semantic disambiguation of natural language

~ 00608