A memory controller prevents CPUs and other I/O bus masters from accessing memory during a code (for example, trusted core) initialization process. The memory controller resets CPUs in the computer and allows a CPU to begin accessing memory at a particular location (identified to the CPU by the memory controller). Once an initialization process has been executed by that CPU, the code is operational and any other CPUs are allowed to access memory (after being reset), as are any other bus masters (subject to any controls imposed by the initiated code).

 
Web www.patentalert.com

< Using code motion and write and read delays to increase the probability of bug detection in concurrent systems

< Animated user interface for a display screen

> Update system capable of updating software

> Information handling system including dynamically merged physical partitions

~ 00607