A matrixed memory array device is disclosed that includes input ports and output ports. Each input port is coupled to a first data bus and each output port is coupled to a second data bus that is different and separate from the first data bus. A memory brick is placed at each cross-point between first data buses and second data buses so as to switchably couple frames of data from input ports to output ports. Each memory brick contains a plurality of eight transistor (8-T) memory cells that can be used to store, erase, read, write, and switchably couple a data bit from the input port to a corresponding output port.

 
Web www.patentalert.com

< Information processing device, method for displaying icon, and storage medium

< Method and apparatus for processing image, and printed material

> Visual perception model for hi-fidelity image watermarking

> Network routing

~ 00607