Various embodiments are directed to an apparatus comprising a semiconductor memory array with non-volatile memory unit cells arranged into a NAND block. Each of the unit cells comprises a resistive sense element connected in parallel with a switching element. The resistive sense elements are connected in series to form a first serial path, and the switching elements are connected in series to form a second serial path parallel to the first serial path. Each resistive sense element is serially connected to an adjacent resistive sense element in the block by a tortuous conductive path having a portion that extends substantially vertically between said elements to provide operational isolation therefor.

 
Web www.patentalert.com

< MEASUREMENT OF ROUND TRIP LATENCY IN WRITE AND READ PATHS

< PROTECTIVE COATINGS FOR DATA STORAGE DEVICES

> RESISTIVE SENSE MEMORY ARRAY WITH PARTIAL BLOCK UPDATE CAPABILITY

> VOLTAGE REFERENCE GENERATION FOR RESISTIVE SENSE MEMORY CELLS

~ 00606