A display with low power consumption using a memory-incorporated pixel system capable of refreshing the image signal memory and updating an image without causing a flicker. Each pixel arranged in matrix has, at an intersection between the signal line and the scan line, a first transistor and a second transistor to drive the electrooptical medium. The second transistor has its gate connected with the image signal memory which in turn is connected to the reference voltage line. There is a parasitic capacitor between the gate of the second transistor and the scan line. The gate of the second transistor is also connected with an added capacitor. Further, the second transistor is connected with a holding capacitor and also has a parasitic capacitor.

 
Web www.patentalert.com

< Systems and methods for reducing the effects of variations on the playback of streaming media

< Light emitting apparatus including resin banks and electronic device having same

> LED device having improved output and contrast

> Semiconductor device and display device

~ 00604