In one embodiment, a serial processor is configured to execute software instructions in a software program in serial. A serial memory is configured to store data for use by the serial processor in executing the software instructions in serial. A plurality of parallel processors are configured to execute software instructions in the software program in parallel. A plurality of partitioned memory modules are provided and configured to store data for use by the plurality of parallel processors in executing software instructions in parallel. Accordingly, a processor/memory structure is provided that allows serial programs to use quick local serial memories and parallel programs to use partitioned parallel memories. The system may switch between a serial mode and a parallel mode. The system may incorporate pre-fetching commands of several varieties. For example, towards switching between the serial mode and the parallel mode, the serial processor is configured to send a signal to start pre-fetching of data from the shared memory.

 
Web www.patentalert.com

< System and method for dynamic sizing of cache sequential list

< Address translation performance in virtualized environments

> Microprocessor with high speed memory integrated in load/store unit to efficiently perform scatter and gather operations

> Variable group associativity branch target address cache delivering multiple target addresses per cache line

~ 00601