A ferroelectric layer (104) is sandwiched between a lower electrode layer (103) and an upper electrode (105). When a predetermined voltage (DC or pulse) is applied between the lower electrode layer (103) and the upper electrode (105) to change the resistance value of the ferroelectric layer (104) to switch a stable high resistance mode and low resistance mode, a memory operation is obtained. A read can easily be done by reading a current value when a predetermined voltage is applied to the upper electrode (105).

 
Web www.patentalert.com

< Apparatus for ion beam fabrication

> Multi-level memory cell having phase change element and asymmetrical thermal boundary

> Memory cell with memory material insulation and manufacturing method

~ 00597