A method of buffering a data stream in an electronic device using a first-in first-out (FIFO) buffer system wherein the first read latch signal does not change the pointer location of the read pointer. A dynamic random access memory (DRAM) and system are also disclosed in accordance with the invention to include a FIFO buffer system to buffer memory addresses and commands within the DRAM until corresponding data is available.

 
Web www.patentalert.com

< Memory controller with bank sorting and scheduling

> Information storage medium, recording/reproducing apparatus, and recording/reproducing method

> Hardware memory locks

~ 00596