Embodiments of the present invention provide a system that facilitates executing a memory barrier (membar) instruction in an execute-ahead processor, wherein the membar instruction forces buffered loads and stores to complete before allowing a following instruction to be issued.

 
Web www.patentalert.com

< Read-copy update grace period detection without atomic instructions that gracefully handles large numbers of processors

> System and method for on-board timing margin testing of memory modules

> Decoding apparatus and method therefor
~ 00593