A charge pump system for supplying an output voltage to a load is described. It includes a regulation circuit connected to receive the output voltage and derive an enable signal from it and multiple charge pump circuits connected in parallel to supply the output voltage. Each of the charge pump circuits is also connected to receive a clock signal and the enable signal. The system also includes one or more delay circuit elements, where a corresponding one or more, but less than all, of the charge pump circuits are connectable to receive the enable signal delayed by the corresponding delay circuit element.

 
Web www.patentalert.com

< Method for reducing pillar structure dimensions of a semiconductor device

> Faster programming of multi-level non-volatile storage through reduced verify operations

> Device and method for controlling solid-state memory system

~ 00593