A digital processing system employing multiple arbiters, all designed to allocate a resource to a same entity in response to a same condition. In an embodiment, the entities needing the resource may send a request to all the arbiters, and the specific entity to which the resource is allocated, receives indication of the allocation from a closest one of the arbiters. As a result, the latency in receipt of indication of allocation may be reduced. The features are described in the context of a bus as a resource.

 
Web www.patentalert.com

< User Friendly Mobile Phone When Accessing Web Pages on Communications Paths With Low Bandwidth

> SECURE UPDATE OF BOOT IMAGE WITHOUT KNOWLEDGE OF SECURE KEY

> INTRA PREDICTION MODE SEARCH SCHEME

~ 00588