During trace recording, on-chip trace export mechanisms may schedule output from multiple sources out of order of execution. This makes the exact arrival of trace information in the receiver imprecise. Time of the day or time stamp information may be placed in the trace stream itself to assure correct timing, and represented as a control word. This may be done periodically or at the first empty slot after some period has elapsed.

 
Web www.patentalert.com

< Synchronous type semiconductor device for high speed data processing

> Network service level agreement arrival-curve-based conformance checking

> Modular processor debug core connection for programmable chip systems

~ 00588