A pseudo pipeline including a plurality of pseudo pipeline stages and a control circuit. The control circuit may be configured to control the plurality of pseudo pipeline stages to provide pseudo pipelined operation.

 
Web www.patentalert.com

< Method, system and device for handling a memory management fault in a multiple processor device

> Context switching and synchronization

> Method for ensuring optimal memory configuration in a computer

~ 00587