MOS structures with contact projections for lower contact resistance and methods for fabricating such MOS structures have been provided. In an embodiment, a method comprises providing a semiconductor substrate, fabricating a gate stack on the substrate, and forming a contact projection on the substrate. Ions of a conductivity-determining type are implanted within the substrate using the gate stack as an ion implantation mask to form impurity-doped regions within the substrate. A metal silicide layer is formed on the contact projection and a contact is formed to the metal silicide layer. The contact is in electrical communication with the impurity-doped regions via the contact projection.

 
Web www.patentalert.com

< Methods for fabricating semiconductor structures with backside stress layers

> Methods for fabricating MOS devices having epitaxially grown stress-inducing source and drain regions

> In situ deposition of a low .kappa. dielectric layer, barrier layer, etch stop, and anti-reflective coating for damascene application

~ 00585