In some embodiments, a chip includes a request queue to include write requests, and scheduling circuitry to schedule commands including commands in response to the write requests. The chip also includes mode selection circuitry to monitor the request queue and in response thereto to select a first or a second mode for the scheduling circuitry, wherein in the first mode the scheduling circuitry schedules certain commands as separate single commands and in the second mode the scheduling circuitry schedules consolidated commands to represent more than one separate single command. Other embodiments are described.

 
Web www.patentalert.com

< Data processing method, apparatus and system for encrypted data transfer

> Cache memory device, semiconductor integrated circuit, and cache control method

> Volume management system and method

~ 00585