A reconfigurable maximum a-posteriori probability (MAP) calculation circuit that reuses the arithmetic logic unit (ALU) hardware to calculate forward state metrics (alpha values), backward state metrics (beta values), and extrinsic information (lambda values) for the trellis associated with the MAP algorithm. The alpha, beta and lambda calculations may be performed by the same ALU hardware for both binary code (i.e., WCDMA mode) and duo-binary code (i.e, WiBro mode).

 
Web www.patentalert.com

< Pipeline controller for context-based operation reconfigurable instruction set processor

> Apparatus and method for adaptively generating tooltip

> Optical pickup device and optical disk device using the same

~ 00583