Embodiments of the present invention optimize data bandwidth across an asynchronous buffer in a system with a variable clock domain. A move signal may be asserted to transfer data associated with a command into the asynchronous buffer. After the data has been moved into the buffer, an acknowledge signal may indicate that the transfer is complete. A launch signal may transfer the data in the asynchronous buffer to memory. Embodiments of the present invention allow the processing of a next command to begin at the earliest possible time while data associated with a previous command is being transferred into and out of the buffer, thereby increasing throughput and improving performance.

 
Web www.patentalert.com

< System and method for aggregating shelf IDs in a fibre channel storage loop

> Disk array system having plural disk drives that controls supplying of power to a disk drive having finished a destaging process on a disk drive by disk drive basis

> Load balancing a data storage system

~ 00582