An integrated matching network includes a first die on a substrate, a second die on the substrate, and a metallization layer on the first and second dies. The second die has a capacitance, the metallization layer has an inductance, and the capacitance and inductance together provide a shunt impedance from the first die to the substrate. The integrated matching network includes a first die having a power amplifier, a second die having a capacitor, and a metal interconnect coupled to the power amplifier and the first capacitor. The metal interconnect has an inductance. The capacitor and metal interconnect form a shunt impedance.

 
Web www.patentalert.com

< Method for generating pattern, method for manufacturing semiconductor device, semiconductor device, and computer program product

> Inspection system, inspection method, and method for manufacturing semiconductor device

> Flip-chip package having thermal expansion posts

~ 00582