A clock regeneration circuit and method including an asynchronous clock signal input to a meta-stability filtering circuit, a synchronous clock signal input to the meta-stability filtering circuit with a frequency lower than the asynchronous clock signal, and being over-sampled and rate adapted to the asynchronous clock signal, an edge detector detecting an edge of the output of the meta-stability filtering circuit, a regenerated clock signal output therefrom, and a clock regeneration stage receiving an input that is the edge-detected output.

 
Web www.patentalert.com

< Radio communication antenna fitted with a radome and method of assembling this kind of radio communication antenna fitted with a radome

> Printed circuit board thickness adaptors

> Multiple order low pass filter for an xDSL splitter in a telecommunication system

~ 00581