A device is provided for detecting temperature-induced delays in a combinational logic path. A signal at the output of the logic path is latched at a first latch using a primary clock signal. The primary clock signal is delayed by a delay element to provide a delayed clock signal. The output of the logic path is latched at a second latch using the delayed clock signal. The delay element delays the clock signal by an amount that indicates the occurrence of an over-temperature condition at the logic path. A comparator compares the data latched at the first latch to the data latched at the second latch and provides an error signal indicative of an over-temperature condition if the first and second latch contain different data values.

 
Web www.patentalert.com

< System and method for automatically restoring hard drives on failure

> Systems, methods, and apparatuses for using the same memory type for both error check and non-error check memory systems

> Packet transmission apparatus and method using optimized punctured convolution codes

~ 00573