Methods and apparatus to provide improved input/output (I/O) address translation lookaside buffer performance are described. In one embodiment, one or more entries of a cache (e.g., an I/O address translation lookaside buffer) are locked in response to a request to lock the one or more entries. Other embodiments are also described.

 
Web www.patentalert.com

< Optimization of reverse mappings for immutable guest physical pages of virtual memories in a virtualized computer system

> Method for selecting memory busses according to physical memory organization information associated with virtual address translation tables

> Method and apparatus for resetting a gray code counter

~ 00568