A method for predicting early write back of owned cache blocks in a shared memory computer system. This invention enables the system to predict which written blocks may be more likely to be requested by another CPU and the owning CPU will write those blocks back to memory as soon as possible after updating the data in the block. If another processor is requesting the data, this can reduce the latency to get that data, reducing synchronization overhead, and increasing the throughput of parallel programs.

 
Web www.patentalert.com

< Cache used both as cache and staging buffer

> Compare, swap and store facility with no external serialization

> Memory controller and data processing system

~ 00562