Systems, methodologies, media, and other embodiments associated with validating a bus are described. One exemplary system embodiment includes an integrated circuit operably connectable to a bus, the bus being connectable to an external device configured to drive one or more electrical signals onto the bus. The integrated circuit may comprise a first logic configured to receive a test sequence of electrical signals from the bus, a second logic configured to produce a check sequence of electrical signals related to the test sequence of electrical signals, and a compare logic operably connected to the first logic and the second logic. The compare logic may be configured to determine whether the bus is correctly transmitting data based, at least in part, on comparing the test sequence and the check sequence.

 
Web www.patentalert.com

< Method and template for physical-memory allocation for implementing an in-system memory test

> Method and system for evaluating statistical sensitivity credit in path-based hybrid multi-corner static timing analysis

> Modifying a test pattern to control power supply noise

~ 00554