Methods and apparatus for resolving false dependencies associated with speculatively executing load instructions in a processor core are described. In one embodiment, physical addresses of a load operation and a store operation are compared in response to a determination that the load operation may be potentially dependent on the store operation. Other embodiments are also described.

 
Web www.patentalert.com

< Flash memory management method that is resistant to data corruption by power loss

> Memory device verification of multiple write operations

> Use of a shutdown object to improve initialization performance

~ 00550