A method and apparatus for automatic configuration of multiple on-chip interconnects have been described. In one embodiment, the invention reduces the configuration time of several on-chip network features, and also ensures that these features are configured correctly to minimize errors in a design.

 
Web www.patentalert.com

< Label switched data unit content evaluation

> Data transfer and access control between disk array systems

> Configurable memory architecture with built-in testing mechanism

~ 00550