A chip test system including a probe card, a chip tray and a cover plate fastened on the chip tray. The chip tray comprises a socket, a chip contact area, an extension contact area, and an alignment contact point. The socket loads the testing chip and is customized for the tested chip. The chip contact area has a plurality of chip contact points to electrically contact the chip. The extension contact area has a plurality of extension contact points corresponding to the chip contact points to direct test signals into the chip and direct feedback signals out of the chip. The alignment point provides an alignment location for the probe card during the chip test.

 
Web www.patentalert.com

< Device package structure, device packaging method, droplet ejection head, connector, and semiconductor device

> Method to accurately estimate the source and drain resistance of a MOSFET

> Device manufacturing method and computer program product

~ 00547