In high speed receiver circuitry (e.g., on a programmable logic device (PLD) or the like), decision feedback equalization (DFE) circuitry is used to at least partly cancel unwanted offset (e.g., from other elements of the receiver). The data input to the receiver is tristated; and then each DFE tap coefficient is varied in turn to find coefficient values that are associated with transitions between oscillation and non-oscillation of the receiver output signal. The coefficient values found in this way are used to select trial values. If the output signal of the receiver does not oscillate when these trial values are used, the process is repeated starting from these (or subsequent) trial values until a final set of trial values does allow oscillation of the receiver output signal.

 
Web www.patentalert.com

< Adaptive pilot filter for a wireless communication system

> Apparatus and method for channel estimation and cyclic prefix reconstruction in an OFDM-STBC mobile communication system

> Method for controlling the power of the output signal from an amplifier system and the associated system

~ 00546