Methods and systems for verifying the proper function of reconfigurable logic elements and reconfigurable interconnects are disclosed. Reconfigurable logic elements in an emulation integrated circuit are arranged such that one set of reconfigurable logic elements is used to test a second set of reconfigurable logic elements. After completion of the test of the second set of reconfigurable logic elements, the roles of the first and seconds sets are reversed and the second set of reconfigurable logic elements is used to test the first set. Reconfigurable interconnects are tested by appropriately pairing the interconnect devices in a mirrored manner during a test.

 
Web www.patentalert.com

< Method and system for rapidly recovering data from a "dead" disk in a RAID disk group

> Identifying design issues in electronic forms

> Method and computer-readable medium for providing spreadsheet-driven key performance indicators

~ 00542